Optimization and Scalability

Steve Lantz
Senior Research Associate
Cornell CAC

Workshop: Parallel Computing on Stampede
June 18, 2013
Putting Performance into Design and Development

Starting with how to design for parallelism and scalability…

…this talk is about the principles and practices during various stages of code development that lead to better performance on a per-core basis
Planning for Parallel

• Consider how your model might be expressed as an algorithm that naturally splits into many concurrent tasks
• Consider alternative algorithms that, even though less efficient for small numbers of processors, scale better so that they become more efficient for large numbers of processors
• Start asking these kinds of questions during the first stages of design, before the top level of the code is constructed
• Reserve matters of technique, such as whether to use OpenMP or MPI, for the implementation phase
Scalable Algorithms

• Generally the choice of algorithm is what has the biggest impact on parallel scalability.
• An efficient and scalable algorithm typically has the following characteristics:
  – The work can be separated into numerous tasks that proceed almost totally independently of one another
  – Communication between the tasks is infrequent or unnecessary
  – Lots of computation takes place before messaging or I/O occurs
  – There is little or no need for tasks to communicate globally
  – There are good reasons to initiate as many tasks as possible
  – Tasks retain all the above properties as their numbers grow
What Is Scalability?

• Ideal is to get $N$ times more work done on $N$ processors
• Strong scaling: compute a fixed-size problem $N$ times faster
  – Usual metric is parallel speedup $S = T_1 / T_N$
  – Linear speedup occurs when $S = N$
  – Can’t achieve it due to Amdahl’s Law (no speedup for serial parts)
• Other definitions of scalability are equally valid, yet easier to do
  – Weak scaling: compute a problem that is $N$ times bigger in the same amount of time
  – Special case of trivially or “embarrassingly” parallel: $N$ independent cases run simultaneously, no need for communication
Capability vs. Capacity

- HPC jobs can be divided into two categories, capability runs and capacity runs
  - A capability run occupies nearly all the resources of the machine for a single job
  - Capacity runs occur when many smaller jobs are using the machine simultaneously
- Capability runs are typically achieved via weak scaling
  - Strong scaling usually applies only over some finite range of $N$ and breaks down when $N$ becomes huge
  - A trivially parallelizable code is an extreme case of weak scaling; however, replicating such a code really just fills up the machine with a bunch of capacity runs instead of one big capability run
Predicting Scalability

- Consider the time to compute a fixed workload due to N workers:

  \[
  \text{total time} = \text{computation} + \text{message initiation} + \text{message bulk}
  \]

  \[
  \text{computation} = \frac{\text{workload}}{N} + \text{serial time} \quad (\text{Amdahl’s Law})
  \]

  \[
  \text{message initiation} = [\text{number of messages}] \times \text{latency}
  \]

  \[
  \text{message bulk} = \frac{[\text{size of all messages}]}{\text{bandwidth}}
  \]

- The number and size of messages might themselves depend on N (unless all travel in parallel!), suggesting a model of the form:

  \[
  \text{total time} = \frac{\text{workload}}{N} + \text{serial time}
  \]

  \[
  + k_0 \times N^a \times \text{latency} + k_1 \times N^b \div \text{bandwidth}
  \]

- Latency and bandwidth depend on hardware and are determined through benchmarks; other constants depend partly on application
The Shape of Speedup

Modeled speedup (purple) could be worse than Amdahl’s Law (blue) due to the overhead of message passing. Look for better strategies.
Petascale with MPI?

- Favor local communications over global
  - Nearest-neighbor is fine
  - All-to-all can be trouble

- Avoid frequent synchronization
  - Load imbalances show up as synchronization penalties
  - Even random, brief system interruptions ("jitter" or "noise") can effectively cause load imbalances
  - Balancing must become ever more precise as the number or processes increases
Putting Performance into Development: Libraries

Starting with how to *design* for parallelism and scalability…

…this talk is about the principles and practices during various stages of code *development* that lead to better performance on a per-core basis.
What Matters Most in Per-Core Performance

**Good memory locality!**

- Code accesses **contiguous, stride-one** memory addresses
  - Reason: data always arrive in **cache lines** which include neighbors
  - Reason: loops are **vectorizable** via SSE, AVX (explained in a moment)
- Code emphasizes **cache reuse**
  - Reason: if multiple operations on a data item are grouped together, the item remains in cache, where access is much faster than RAM
- Data are **aligned** on important boundaries (e.g., doublewords)
  - Reason: items won’t straddle boundaries, so access is more efficient

**Goal:** make your data stay in cache as long as possible, so that deeper levels of the memory hierarchy are accessed infrequently

- Locality is even more important for coprocessors than it is for CPUs
Understanding The Memory Hierarchy

**Relative Memory Bandwidths**

- Functional Units
  - Registers: ~50 GB/s
  - L1 Cache: ~25 GB/s
  - L2 Cache: ~12 GB/s
  - L3 Cache Off Die: ~8 GB/s
  - Local Memory
- Processor: ~5 CP
- Memory: ~300 CP

**Relative Memory Sizes**

- L1 Cache: 16/32 KB
- L2 Cache: 1 MB
- Memory: 1 GB
What’s the Target Architecture?

• AMD initiated the x86-64 or x64 instruction set—Intel followed suit
  – Extends Intel’s 32-bit “x86” instruction set to handle 64-bit addressing
  – Encompasses AMD64 + Intel 64 (= EM64T); differs from IA-64 (Itanium)

• Intel SSE and AVX extensions access special registers & operations
  – 128-bit SSE registers can hold 4 floats/ints or 2 doubles simultaneously
  – 256-bit AVX registers were introduced with “Sandy Bridge”
  – 512-bit SIMD registers are present on the Intel MICs
  – Within these vector registers, vector operations can be applied
  – Operations are also pipelined (e.g., load > multiply > add > store)
  – Therefore, multiple results can be produced every clock cycle

• Compiled code should exploit special instructions & hardware
Understanding SIMD and Micro-Parallelism

- For “vectorizable” loops with independent iterations, SSE and AVX instructions can be employed...

SIMD = Single Instruction, Multiple Data
SSE = Streaming SIMD Extensions
AVX = Advanced Vector Extensions

Instructions operate on multiple arguments simultaneously, in parallel Execution Units
Performance Libraries

• Optimized for specific architectures (chip + platform + system)
  ✓ Take into account details of the memory hierarchy (e.g., cache sizes)
  ✓ Exploit pertinent vector (SIMD) instructions

• Offered by different vendors for their hardware products
  – Intel Math Kernel Library (MKL)
  – AMD Core Math Library (ACML)
  – IBM ESSL/PESSL, Cray libsci, SGI SCCL...

• Usually far superior to hand-coded routines for “hot spots”
  – Writing your own library routines by hand is not merely re-inventing the wheel; it’s more like re-inventing the muscle car
  – *Numerical Recipes* books are NOT a source of optimized code: performance libraries can run 100x faster
HPC Software on Stampede, from Apps to Libs

<table>
<thead>
<tr>
<th>Applications</th>
<th>Parallel Libs</th>
<th>Math Libs</th>
<th>Input/Output</th>
<th>Diagnostics</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMBER</td>
<td>PETSc</td>
<td>MKL</td>
<td>HDF5</td>
<td>TAU</td>
</tr>
<tr>
<td>NAMD</td>
<td>ARPACK</td>
<td>GSL</td>
<td>PHDF5</td>
<td>PAPI</td>
</tr>
<tr>
<td>GROMACS</td>
<td>Hypre</td>
<td>FFTW(2/3)</td>
<td>NetCDF</td>
<td></td>
</tr>
<tr>
<td>GAMESS</td>
<td>ScalAPACK</td>
<td>NumPy</td>
<td>pNetCDF</td>
<td></td>
</tr>
<tr>
<td>VASP</td>
<td>SLEPc</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>METIS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ParMETIS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SPRNG</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>
Intel MKL 11 (Math Kernel Library)

- Accompanies the Intel 13 compilers
- Is optimized by Intel for all current Intel architectures
- Supports Fortran, C, C++ interfaces
- Includes functions in the following areas (among others):
  - Basic Linear Algebra Subroutines, for BLAS levels 1-3 (e.g., ax+y)
  - LAPACK, for linear solvers and eigensystems analysis
  - FFT routines
  - Transcendental functions
  - Vector Math Library (VML) for vectorized transcendental functions
- Incorporates shared- and distributed-memory parallelism, if desired
  - OpenMP multithreading is built in, just set OMP_NUM_THREADS > 1
  - Link with BLACS to provide optimized ScaLAPACK
Using Intel MKL on Stampede

- Upon login, MKL and its environment variables are loaded by default
  - They come with the Intel compiler
  - If you switch to a different compiler, you must re-load MKL explicitly
    ```
    module swap intel gcc
    module load mkl
    module help mkl
    ```

- Compile and link for C/C++ or Fortran: dynamic linking, **no threads**
  ```
  icc myprog.c -mkl=sequential
  ifort myprog.f90 -mkl=sequential
  ```
FFT W and ATLAS

• These two libraries rely on “cache-oblivious algorithms”
  – Optimal code is built heuristically based on mini-tests
  – Resulting lib is self-adapted to the hardware cache size, etc.

• FFTW, the Fastest Fourier Transform in the West
  – Cooley-Tukey with automatic performance adaptation
  – Prime Factor algorithm, best with small primes like (2, 3, 5, and 7)
  – The FFTW interface can also be linked against MKL

• ATLAS, the Automatically Tuned Linear Algebra Software
  – BLAS plus some LAPACK
  – Not pre-built for Stampede (no module to load it)
GSL, the GNU Scientific Library

- Special Functions
- Vectors and Matrices
- Permutations
- Sorting
- Linear Algebra/BLAS Support
- Eigensystems
- Fast Fourier Transforms
- Quadrature
- Random Numbers
- Quasi-Random Sequences
- Random Distributions
- Statistics, Histograms
- N-Tuples
- Monte Carlo Integration
- Simulated Annealing
- Differential Equations
- Interpolation
- Numerical Differentiation
- Chebyshev Approximation
- Root-Finding
- Minimization
- Least-Squares Fitting
Putting Performance into Development: Compilers

Starting with how to *design* for parallelism and scalability...

...this talk is about the principles and practices during various stages of code *development* that lead to better performance on a per-core basis.
Compiler Options

• There are three important categories:
  – Optimization level
  – Architecture-related options affecting performance
  – Interprocedural optimization

• Generally you want to supply at least one option from each category
Let the Compiler Do the Optimization

• Be aware that compilers can do sophisticated optimization
  – Realize that the compiler will follow your lead
  – Structure the code so it’s easy for the compiler to do the right thing (and for other humans to understand it)
  – Favor simpler language constructs (pointers and OO code won’t help)

• Use the latest compilers and optimization options
  – Check available compiler options
    
    `<compiler_command> --help` {lists/explains options}
  – Refer to the Stampede User Guide, it lists “best practice” options
  – Experiment with combinations of options
Basic Optimization Level: -On

- O0 = no optimization: disable all optimization for fast compilation
- O1 = compact optimization: optimize for speed, but disable optimizations which increase code size
- O2 = default optimization
- O3 = aggressive optimization: rearrange code more freely, e.g., perform scalar replacements, loop transformations, etc.

Note that specifying -O3 is not always worth it…
  - Can make compilation more time- and memory-intensive
  - Might be only marginally effective
  - Carries a risk of changing code semantics and results
  - Sometimes even breaks codes!
-O2 vs. -O3

- Operations performed at default optimization level, -O2
  - Instruction rescheduling
  - Copy propagation
  - Software pipelining
  - Common subexpression elimination
  - Prefetching
  - Some loop transformations

- Operations performed at higher optimization levels, e.g., -O3
  - Aggressive prefetching
  - More loop transformations
Architecture: the Compiler Should Know the Chip

- SSE level and other capabilities depend on the exact chip

- Taking an Intel “Sandy Bridge” from Stampede as an example…
  - Supports SSE, SSE2, SSE4_1, SSE4_2, AVX
  - Supports Intel’s SSSE3 = *Supplemental* SSE3, not the same as AMD’s
  - Does *not* support AMD’s SSE5

- In Linux, a standard file shows features of your system’s architecture
  - Do this: `cat /proc/cpuinfo` {shows cpu information}
  - If you want to see even more, do a Web search on the model number

- This information can be used during compilation…
Compiler Options Affecting Performance

With Intel 13 compilers on Stampede:

- **-xhost** enables the highest level of vectorization supported on the processor on which you compile; it’s an easy way to do -x<code>

- **-x<code>** enables the most advanced vector instruction set (SSE and/or AVX) for the target hardware, e.g., -xSSE4.2 (for Lonestar)

- **-ax<code>** is like -x, but it includes multiple optimized code paths for related architectures, as well as generic x86

- **-opt-prefetch** enables data prefetching

- **-fast** sounds pretty good, but it is not recommended!

- To optimize I/O on Stampede: **-assume buffered_io**

- To optimize floating-point math: **-fp=model fast[=1|2]**
Interprocedural Optimization (IP)

- The Intel compilers, like most, can do IP (option -ip)
  - Limits optimizations to within individual files
  - Produces line numbers for debugging
- The Intel -ipo compiler option does more
  - Enables multi-file IP optimizations (between files)
  - It places additional information in each object file
  - During the load phase, IP among ALL objects is performed
  - This may take much more time, as code is recompiled during linking
  - It is important to include options in link command (-ipo -O3 -xhost, etc.)
  - Easiest way to ensure correct linking is to link using mpif90 or mpicc
  - All this works because the special Intel xild loader replaces ld
  - When archiving in a library, you must use xiar, instead of ar
Other Intel Compiler Options

- **-g** generate debugging information, symbol table
- **-vec_report#** {# = 0-5} turn on vector diagnostic reporting – *make sure your innermost loops are vectorized*
- **-C (or -check)** enable extensive runtime error checking
- **-CB -CU** check bounds, check uninitialized variables
- **-convert kw** specify format for binary I/O by keyword {kw = big_endian, cray, ibm, little_endian, native, vaxd}
- **-openmp** multithread based on OpenMP directives
- **-openmp_report#** {# = 0-2} turn on OpenMP diagnostic reporting
- **-static** load libs statically at runtime – *do not use*
- **-fast** includes -static and -no-prec-div – *do not use*
Best Practices for Compilers

• Normal compiling for Stampede
  – Intel 13:
    icc/ifort -O3 -xhost -ipo prog.c/cc/f90
  – GNU 4.4 (not recommended, not supported):
    gcc -O3 -march=corei7-avx -mtune=corei7-avx
    -fwhole-program -combine prog.c
  – GNU (if absolutely necessary) mixed with icc-compiled subprograms:
    mpicc -O3 -xhost -cc=gcc -L$ICC_LIB -lirc prog.c subprog_icc.o

• -O2 is the default; compile with -O0 if this breaks (very rare)
• Debug options should not be used in a production compilation!
  – Compile like this only for debugging: ifort -O2 -g -CB test.c
Lab: Compiler-Optimized Naïve Code vs. Libraries

• Challenge: how fast can we do a linear solve via LU decomposition?
• Naïve code is copied from Numerical Recipes
• Two alternative codes are based on calls to GSL and LAPACK
  – LAPACK references can be resolved by linking to an optimized library like ATLAS or Intel’s MKL
• We want to compare the timings of these codes when compiled with different compilers and optimizations
  – Compile the codes with different flags, including “-g”, “-O2”, “-O3”
  – Submit a job to see how fast the codes run
  – Recompile with new flags and try again
  – Can even try to use MKL’s built-in OpenMP multithreading
• Source sits in ~tg459572/LABS/ludecomp.tgz
Putting Performance into Development: Tuning

Starting with how to design for parallelism and scalability…

…this talk is about the principles and practices during various stages of code development that lead to better performance on a per-core basis.
In-Depth vs. Rough Tuning

In-depth tuning is a long, iterative process:
• Profile code
• Work on most time intensive blocks
• Repeat as long as you can tolerate…

For rough tuning during development:
• It helps to know about common microarchitectural features (like SSE)
• It helps to have a sense of how the compiler tries to optimize instructions, given certain features
First Rule of Thumb: Minimize Your Stride

- Minimize stride length
  - It increases cache efficiency
  - It sets up hardware and software prefetching
  - Stride lengths of large powers of two are typically the worst case, leading to cache and TLB misses (due to limited cache associativity)

- Strive for stride-1 vectorizable loops
  - Can be sent to a SIMD unit
  - Can be unrolled and pipelined
  - Can be processed by SSE and AVX instructions
  - Can be parallelized through OpenMP directives

<table>
<thead>
<tr>
<th>G4/5</th>
<th>Velocity Engine (SIMD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel/AMD</td>
<td>MMX, SSE, AVX (SIMD)</td>
</tr>
<tr>
<td>Cray</td>
<td>Vector Units</td>
</tr>
</tbody>
</table>
The Penalty of Stride > 1

- For large and small arrays, always try to arrange data so that structures are arrays with a unit (1) stride.

Bandwidth Performance Code:

```fortran
    do i = 1,10000000,istride
        sum = sum + data( i )
    end do
```

![Performance of Strided Access](image)
Stride 1 in Fortran and C

- The following snippets of code illustrate the correct way to access contiguous elements of a matrix, i.e., stride 1 in Fortran and C.

**Fortran Example:**

```fortran
real*8 :: a(m,n), b(m,n), c(m,n)
...
do i=1,n
    do j=1,m
        a(j,i)=b(j,i)+c(j,i)
    end do
end do
```

**C Example:**

```c
double a[m][n], b[m][n], c[m][n];
...
for (i=0;i < m;i++){
    for (j=0;j < n;j++){
        a[i][j]=b[i][j]+c[i][j];
    }
}
```
Second Rule of Thumb: Inline Your Functions

• What does inlining achieve?
  – It replaces a function call with a full copy of that function’s instructions
  – It avoids putting variables on the stack, jumping, etc.

• When is inlining important?
  – When the function is a hot spot
  – When function call overhead is comparable to time spent in the routine
  – When it can benefit from Inter-Procedural Optimization

• As you develop “think inlining”
  – The C “inline” keyword provides inlining within source
  – Use -ip or -ipo to allow the compiler to inline
Example: Procedure Inlining

Trivial function dist is called \textit{niter} times

Low-overhead loop \textit{j} executes \textit{niter} times

function \textit{dist} has been inlined inside the \textit{i} loop
Tips for Writing Fast Code

• Avoid excessive program modularization (i.e. too many functions/subroutines)
  – Write routines that can be inlined
  – Use macros and parameters whenever possible
• Minimize the use of pointers
• Avoid casts or type conversions, implicit or explicit
  – Conversions involve moving data between different execution units
• Avoid I/O, function calls, branches, and divisions inside loops
  – Why pay overhead over and over?
  – Move loops into the subroutine, instead of looping the subroutine call
  – Structure loops to eliminate conditionals
  – Calculate a reciprocal outside the loop and multiply inside
Best Practices from the Stampede User Guide

Additional performance can be obtained with these techniques:

- **Memory subsystem tuning**
  - Blocking/tiling arrays
  - Prefetching (creating multiple streams of stride-1)

- **Floating-point tuning**
  - Unrolling small inner loops to hide FP latencies and enable vectorization
  - Limiting use of Fortran 90+ array sections (can even compile slowly!)

- **I/O tuning**
  - Consolidating all I/O from and to a few large files in $SCRATCH$
  - Using direct-access binary files or MPI-IO
  - Avoiding I/O to many small files, especially in one directory
  - Avoiding frequent open-and-closes (can swamp the metadata server!)
Array Blocking, or Loop Tiling, to Fit Cache

Example: matrix-matrix multiplication

```fortran
real*8 a(n,n), b(n,n), c(n,n)
do ii=1,n,nb ! Stride by block size
do jj=1,n,nb
do kk=1,n,nb
  do i=ii,min(n,ii+nb-1)
    do j(jj,min(n,jj+nb-1)
      do k=kk,min(n,kk+nb-1)
        c(i,j)=c(i,j)+a(i,k)*b(k,j)
```

Takeaway: all the performance libraries do this, so you don’t have to
Conclusions

• Performance should be considered at every phase of application development
  – *Large-scale parallel performance* (speedup and scaling) is most influenced by choice of algorithm
  – *Per-processor performance* is most influenced by the translation of the high-level API and syntax into machine code (by libraries and compilers)
• Coding style has implications for how well the code ultimately runs
• Optimization that is done for server CPUs (e.g., Intel Sandy Bridge) also serves well for accelerators and coprocessors (e.g., Intel MIC)
  – Relative speed of inter-process communication is even slower on MIC
  – MKL is optimized for MIC, too, with automatic offload of MKL calls
  – It’s even more important for MIC code to vectorize well